Server IP : 15.235.198.142 / Your IP : 216.73.216.45 Web Server : Apache/2.4.58 (Ubuntu) System : Linux ballsack 6.8.0-45-generic #45-Ubuntu SMP PREEMPT_DYNAMIC Fri Aug 30 12:02:04 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 8.3.6 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /lib/modules/6.8.0-60-generic/ |
Upload File : |
intel_uncore.license=GPL intel_uncore.file=arch/x86/events/intel/intel-uncore intel_uncore.parm=uncore_no_discover:Don't enable the Intel uncore PerfMon discovery mechanism (default: enable the discovery mechanism). intel_uncore.parmtype=uncore_no_discover:bool microcode.parmtype=force_minrev:bool mmiotrace.parm=trace_pc:Record address of faulting instructions. mmiotrace.parm=nommiotrace:Disable actual MMIO tracing. mmiotrace.parm=filter_offset:Start address of traced mappings. mmiotrace.parmtype=trace_pc:bool mmiotrace.parmtype=nommiotrace:bool mmiotrace.parmtype=filter_offset:ulong sha512_ssse3.alias=crypto-sha384-avx2 sha512_ssse3.alias=sha384-avx2 sha512_ssse3.alias=crypto-sha384-avx sha512_ssse3.alias=sha384-avx sha512_ssse3.alias=crypto-sha384-ssse3 sha512_ssse3.alias=sha384-ssse3 sha512_ssse3.alias=crypto-sha384 sha512_ssse3.alias=sha384 sha512_ssse3.alias=crypto-sha512-avx2 sha512_ssse3.alias=sha512-avx2 sha512_ssse3.alias=crypto-sha512-avx sha512_ssse3.alias=sha512-avx sha512_ssse3.alias=crypto-sha512-ssse3 sha512_ssse3.alias=sha512-ssse3 sha512_ssse3.alias=crypto-sha512 sha512_ssse3.alias=sha512 sha512_ssse3.description=SHA512 Secure Hash Algorithm, Supplemental SSE3 accelerated sha512_ssse3.license=GPL sha512_ssse3.file=arch/x86/crypto/sha512-ssse3 crc32c_intel.alias=crypto-crc32c-intel crc32c_intel.alias=crc32c-intel crc32c_intel.alias=crypto-crc32c crc32c_intel.alias=crc32c crc32c_intel.license=GPL crc32c_intel.file=arch/x86/crypto/crc32c-intel crc32c_intel.description=CRC32c (Castagnoli) optimization using Intel Hardware. crc32c_intel.author=Austin Zhang <austin.zhang@intel.com>, Kent Liu <kent.liu@intel.com>