Server IP : 15.235.198.142 / Your IP : 216.73.216.17 Web Server : Apache/2.4.58 (Ubuntu) System : Linux ballsack 6.8.0-45-generic #45-Ubuntu SMP PREEMPT_DYNAMIC Fri Aug 30 12:02:04 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 8.3.6 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-45/arch/riscv/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_RISCV_ENTRY_COMMON_H #define _ASM_RISCV_ENTRY_COMMON_H #include <asm/stacktrace.h> #include <asm/thread_info.h> #include <asm/vector.h> static inline void arch_exit_to_user_mode_prepare(struct pt_regs *regs, unsigned long ti_work) { if (ti_work & _TIF_RISCV_V_DEFER_RESTORE) { clear_thread_flag(TIF_RISCV_V_DEFER_RESTORE); /* * We are already called with irq disabled, so go without * keeping track of riscv_v_flags. */ riscv_v_vstate_restore(¤t->thread.vstate, regs); } } #define arch_exit_to_user_mode_prepare arch_exit_to_user_mode_prepare void handle_page_fault(struct pt_regs *regs); void handle_break(struct pt_regs *regs); #ifdef CONFIG_RISCV_MISALIGNED int handle_misaligned_load(struct pt_regs *regs); int handle_misaligned_store(struct pt_regs *regs); #else static inline int handle_misaligned_load(struct pt_regs *regs) { return -1; } static inline int handle_misaligned_store(struct pt_regs *regs) { return -1; } #endif #endif /* _ASM_RISCV_ENTRY_COMMON_H */