| Server IP : 15.235.198.142 / Your IP : 216.73.216.17 Web Server : Apache/2.4.58 (Ubuntu) System : Linux ballsack 6.8.0-45-generic #45-Ubuntu SMP PREEMPT_DYNAMIC Fri Aug 30 12:02:04 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 8.3.6 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-45/arch/xtensa/include/asm/ |
Upload File : |
/* * Xtensa MX interrupt distributor * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2008 - 2013 Tensilica Inc. */ #ifndef _XTENSA_MXREGS_H #define _XTENSA_MXREGS_H /* * RER/WER at, as Read/write external register * at: value * as: address * * Address Value * 00nn 0...0p..p Interrupt Routing, route IRQ n to processor p * 01pp 0...0d..d 16 bits (d) 'ored' as single IPI to processor p * 0180 0...0m..m Clear enable specified by mask (m) * 0184 0...0m..m Set enable specified by mask (m) * 0190 0...0x..x 8-bit IPI partition register * VVVVVVVVPPPPUUUUUUUUUUUUUUUUU * V (10-bit) Release/Version * P ( 4-bit) Number of cores - 1 * U (18-bit) ID * 01a0 i.......i 32-bit ConfigID * 0200 0...0m..m RunStall core 'n' * 0220 c Cache coherency enabled */ #define MIROUT(irq) (0x000 + (irq)) #define MIPICAUSE(cpu) (0x100 + (cpu)) #define MIPISET(cause) (0x140 + (cause)) #define MIENG 0x180 #define MIENGSET 0x184 #define MIASG 0x188 /* Read Global Assert Register */ #define MIASGSET 0x18c /* Set Global Addert Regiter */ #define MIPIPART 0x190 #define SYSCFGID 0x1a0 #define MPSCORE 0x200 #define CCON 0x220 #endif /* _XTENSA_MXREGS_H */