| Server IP : 15.235.198.142 / Your IP : 216.73.216.208 Web Server : Apache/2.4.58 (Ubuntu) System : Linux ballsack 6.8.0-45-generic #45-Ubuntu SMP PREEMPT_DYNAMIC Fri Aug 30 12:02:04 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 8.3.6 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-60/arch/sh/include/uapi/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ #ifndef __ASM_SH_AUXVEC_H #define __ASM_SH_AUXVEC_H /* * Architecture-neutral AT_ values in 0-17, leave some room * for more of them. */ /* * This entry gives some information about the FPU initialization * performed by the kernel. */ #define AT_FPUCW 18 /* Used FPU control word. */ #if defined(CONFIG_VSYSCALL) || !defined(__KERNEL__) /* * Only define this in the vsyscall case, the entry point to * the vsyscall page gets placed here. The kernel will attempt * to build a gate VMA we don't care about otherwise.. */ #define AT_SYSINFO_EHDR 33 #endif /* * More complete cache descriptions than AT_[DIU]CACHEBSIZE. If the * value is -1, then the cache doesn't exist. Otherwise: * * bit 0-3: Cache set-associativity; 0 means fully associative. * bit 4-7: Log2 of cacheline size. * bit 8-31: Size of the entire cache >> 8. */ #define AT_L1I_CACHESHAPE 34 #define AT_L1D_CACHESHAPE 35 #define AT_L2_CACHESHAPE 36 #define AT_VECTOR_SIZE_ARCH 5 /* entries in ARCH_DLINFO */ #endif /* __ASM_SH_AUXVEC_H */