HOME


Mini Shell 1.0
DIR: /usr/lib/python3/dist-packages/pygments/lexers/__pycache__/
Upload File :
Current File : //usr/lib/python3/dist-packages/pygments/lexers/__pycache__/hdl.cpython-312.pyc
�

|�e�W���dZddlZddlmZmZmZmZmZmZddl	m
Z
mZmZm
Z
mZmZmZmZmZgd�ZGd�de�ZGd�d	e�ZGd
�de�Zy)z�
    pygments.lexers.hdl
    ~~~~~~~~~~~~~~~~~~~

    Lexers for hardware descriptor languages.

    :copyright: Copyright 2006-2023 by the Pygments team, see AUTHORS.
    :license: BSD, see LICENSE for details.
�N)�
RegexLexer�bygroups�include�using�this�words)	�Text�Comment�Operator�Keyword�Name�String�Number�Punctuation�
Whitespace)�VerilogLexer�SystemVerilogLexer�	VhdlLexerc���eZdZdZdZddgZdgZdgZdZde	jdfd	efd
ee
je�fde	jfde	j fd
efde
dfde
j$fdej(fdej(fdej*fdej,fdej.fdej0fdefdej.fdefdefdej6fdeeej:e�fdeeej:e�dfedd �!�efed"d#d �$�e	jfed%d&d �$�ej@fed'd �!�ejBfd(ejDfd)efd*efgd+e
d,fd-e
jfd.e
fd
ee
je�fd/e
fgd0e	jfd1e	j fd2e	jd,fd3e	jfd4e	jfd5ed,fgd6ej:d,fgd7�Z#d8�Z$y9):rzZ
    For verilog source code with preprocessor directives.

    .. versionadded:: 1.4
    �verilog�vz*.vztext/x-verilog�(?:\s|//.*?\n|/[*].*?[*]/)+z^\s*`define�macro�\s+�(\\)(\n)�/(\\\n)?/(\n|(.|\n)*?[^\\]\n)�/(\\\n)?[*](.|\n)*?[*](\\\n)?/�[{}#@]�L?"�string�4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'�%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?�(\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?�[~!%^&*+=|?:<>/-]�
[()\[\],.;\']�
`[a-zA-Z_]\w*�^(\s*)(package)(\s+)�^(\s*)(import)(\s+)�import)q�always�always_comb�	always_ff�always_latch�and�assign�	automatic�begin�break�buf�bufif0�bufif1�case�casex�casez�cmos�const�continue�deassign�default�defparam�disable�do�edge�else�end�endcase�endfunction�endgenerate�	endmodule�
endpackage�endprimitive�
endspecify�endtable�endtask�enum�event�final�for�force�forever�fork�function�generate�genvar�highz0�highz1�if�initial�inout�input�integer�join�large�
localparam�macromodule�medium�module�nand�negedge�nmos�nor�not�notif0�notif1�or�output�packed�	parameter�pmos�posedge�	primitive�pull0�pull1�pulldown�pullup�rcmos�ref�release�repeat�return�rnmos�rpmos�rtran�rtranif0�rtranif1�scalared�signed�small�specify�	specparam�strengthr �strong0�strong1�struct�table�task�tran�tranif0�tranif1�type�typedef�unsigned�var�vectored�void�wait�weak0�weak1�while�xnor�xor�\b��suffix)�
accelerate�autoexpand_vectornets�
celldefine�default_nettyperB�elsif�
endcelldefine�endif�
endprotect�endprotected�expand_vectornets�ifdef�ifndefr�noaccelerate�noexpand_vectornets�noremove_gatenames�noremove_netnames�nounconnected_drive�protect�	protected�remove_gatenames�remove_netnames�resetall�	timescale�unconnected_drive�undef�`)�prefixr�)4�bits�
bitstoreal�bitstoshortreal�countdrivers�display�fclose�fdisplay�finish�floor�fmonitor�fopen�fstrobe�fwrite�
getpattern�history�incsaver\�itor�key�list�log�monitor�
monitoroff�	monitoron�nokey�nolog�printtimescale�random�readmemb�readmemh�realtime�
realtobits�reset�reset_count�reset_value�restart�rtoi�save�scale�scope�shortrealtobits�
showscopes�
showvariables�showvars�	sreadmemb�	sreadmemh�stime�stop�strobe�time�
timeformat�writez\$)�byte�shortint�int�longintr]r��bit�logic�reg�supply0�supply1�tri�triand�trior�tri0�tri1�trireg�uwire�wire�wand�worshortreal�realr��[a-zA-Z_]\w*:(?!:)�\$?[a-zA-Z_]\w*�\\(\S+)�"�#pop�/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})�	[^\\"\n]+�\\�[^/\n]+�/[*](.|\n)*?[*]/z//.*?\n�/�	(?<=\\)\n�\n�	[\w:]+\*?��rootr rr)c�@�d}d|vr|dz
}d|vr|dz
}d|vr|dz
}|S)z`Verilog code will use one of reg/wire/assign for sure, and that
        is not common elsewhere.rr�g�������?r�r/�)�text�results  �5/usr/lib/python3/dist-packages/pygments/lexers/hdl.py�analyse_textzVerilogLexer.analyse_text�s?�����D�=��c�M�F��T�>��c�M�F��t���c�M�F��
�N)%�__name__�
__module__�__qualname__�__doc__�name�aliases�	filenames�	mimetypes�_wsr
�Preprocrrr�Escape�Single�	Multiliner�Charr�Float�Hex�Bin�Integer�Octrr
�Constantr�	Namespacer	r�Builtin�Type�Label�tokensrrrrrrs����
�D��#��G���I�!�"�I�)�C��W�_�_�g�6�
�Z� �
�(�6�=�=�*�=�>�
-�w�~�~�>�
.��0A�0A�B�
��$�
�V�X�&�
D�f�k�k�R�
5�v�|�|�D�
-�v�|�|�<�
*�F�J�J�7�
#�V�Z�Z�0�
$�f�n�n�5�
$�f�j�j�1�
�&�!�
�&�.�.�)�
!�8�,�
�{�+�
�t�}�}�-�
$�h�z�7�;L�;L�d�&S�T�
#�X�j�'�:K�:K�T�%R�
�
��:�"CH�#I�$�%
�(��"&�e�5��_�_�
��W��U�	,��\�\�

��1�:?�	@�
�\�\�
�#�D�J�J�/�
��&�
���WL
�\�6�6�"�
?����O�
�6�"�
�(�6�=�=�*�=�>�
�F�O�
�����)�
 �'�"3�"3�4�
�����0�
�7�?�?�#�
�7�?�?�+�
�J��'�

��4�>�>�6�2�
�{`�F�Drrc
��eZdZdZdZddgZddgZdgZdZgde	e
ej�d	f�d
e	e
e
je
�f�de	e
e
je
�df�d
e
f�de	ej e
�f�dej"f�dej$f�def�dedf�dej(f�dej,f�dej,f�dej.f�dej0f�dej2f�dej4f�def�dej2f�def�edd� �ej:f�d!ef�d"ej>f�ed#d� �e
f�d$e	e
j@e
ejB�f�d%e	e
j@e
ejB�f�d&e	e
j@e
ee
ejB�f�ed'd� �e
jDf�ed(d� �ejf�ed)d� �ejFf�d*ejHf�d+ef�d,ef�d-ed.fd/ej fd0efde	ej e
�fd1efgd2ejfd3ej$fd4ej"d.fd5ejfd6ejfd7e
d.fgd8ejd.fgd9�Z%y:);rz�
    Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
    1800-2009 standard.

    .. versionadded:: 1.5
    �
systemverilog�svz*.svz*.svhztext/x-systemverilogrz^(\s*)(`define)rr'r(r)rrrrrrr r!r"r#z4([1-9][_0-9]*)?\s*\'[sS]?[bB]\s*[xXzZ?01][_xXzZ?01]*z6([1-9][_0-9]*)?\s*\'[sS]?[oO]\s*[xXzZ?0-7][_xXzZ?0-7]*z6([1-9][_0-9]*)?\s*\'[sS]?[dD]\s*[xXzZ?0-9][_xXzZ?0-9]*zB([1-9][_0-9]*)?\s*\'[sS]?[hH]\s*[xXzZ?0-9a-fA-F][_xXzZ?0-9a-fA-F]*z
\'[01xXzZ]z[0-9][_0-9]*r$)�inside�distr�r�z[()\[\],.;\'$]r&)��	accept_on�aliasr*r+r,r-r.�assertr/�assumer0�beforer1�bind�bins�binsofr2r3r4r5r6r7r8�cell�checker�clockingr9�config�
constraint�contextr;�cover�
covergroup�
coverpoint�crossr<r=r>�designr?r@rArBrCrD�
endchecker�endclocking�	endconfigrErF�endgroup�endinterfacerGrHrI�
endprogram�endproperty�endsequencerJrKrLrM�
eventually�expect�export�externrO�first_matchrPrQ�foreachrRrS�forkjoinrTrUrV�globalrWrXrY�iff�ifnone�ignore_bins�illegal_bins�implies�
implementsr)�incdirrrZr[r\�instance�interconnect�	interface�	intersectr^�join_any�	join_noner_�let�liblist�library�localr`ra�matchesrb�modportrcrdre�nettype�new�nexttimerfrg�noshowcancelledrhrirj�nullrkrl�packagermrnrorprq�priority�program�propertyr�rrrsrtru�pulsestyle_ondetect�pulsestyle_onevent�pure�rand�randc�randcase�randsequencervrw�	reject_onrxry�restrictrzr{r|r}r~r�s_always�s_eventually�
s_nexttime�s_until�s_until_withr��sequence�
showcancelledr��soft�solver�r��static�strongr�r�r��super�sync_accept_on�sync_reject_onr��taggedr�r�
throughout�
timeprecision�timeunitr�r�r�r��union�unique�unique0�until�
until_with�untyped�user��virtualr��
wait_order�weakr�r�r��wildcard�with�withinr�r�z(class)(\s+)([a-zA-Z_]\w*)z(extends)(\s+)([a-zA-Z_]\w*)z,(endclass\b)(?:(\s*)(:)(\s*)([a-zA-Z_]\w*))?)!r�r��chandler:rNr�r]r�r�r�r�r�r��	shortrealr�r r�r�r�r�r�r�r�r�r�r�r�r�r�r�r�r��wor)z	`__FILE__z	`__LINE__z`begin_keywordsz`celldefinez`default_nettypez`definez`elsez`elsifz
`end_keywordsz`endcelldefinez`endifz`ifdefz`ifndefz`includez`linez`nounconnected_drivez`pragmaz	`resetallz
`timescalez`unconnected_drivez`undefz`undefineall)�z$exitz$finishz$stopz	$realtimez$stimez$timez$printtimescalez$timeformatz$bitstorealz$bitstoshortrealz$castz$itorz$realtobitsz$rtoiz$shortrealtobitsz$signedz	$unsignedz$bitsz$isunboundedz	$typenamez$dimensionsz$highz
$incrementz$leftz$lowz$rightz$sizez$unpacked_dimensionsz$acosz$acoshz$asinz$asinhz$atanz$atan2z$atanhz$ceilz$clog2z$cosz$coshz$expz$floorz$hypotz$lnz$log10z$powz$sinz$sinhz$sqrtz$tanz$tanhz
$countbitsz
$countonesz
$isunknownz$onehotz$onehot0z$infoz$errorz$fatalz$warningz$assertcontrolz$assertfailoffz
$assertfailonz$assertkillz$assertnonvacuousonz
$assertoffz	$assertonz$assertpassoffz
$assertpassonz$assertvacuousoffz$changedz
$changed_gclkz$changing_gclkz
$falling_gclkz$fellz
$fell_gclkz$future_gclkz$pastz
$past_gclkz$rising_gclkz$rosez
$rose_gclkz$sampledz$stablez$stable_gclkz$steady_gclkz$coverage_controlz
$coverage_getz$coverage_get_maxz$coverage_mergez$coverage_savez
$get_coveragez$load_coverage_dbz$set_coverage_db_namez$dist_chi_squarez$dist_erlangz$dist_exponentialz$dist_normalz
$dist_poissonz$dist_tz
$dist_uniformz$randomz$q_addz$q_examz$q_fullz
$q_initializez	$q_removez$async$and$arrayz$async$and$planez$async$nand$arrayz$async$nand$planez$async$nor$arrayz$async$nor$planez$async$or$arrayz$async$or$planez$sync$and$arrayz$sync$and$planez$sync$nand$arrayz$sync$nand$planez$sync$nor$arrayz$sync$nor$planez$sync$or$arrayz$sync$or$planez$systemz$displayz	$displaybz	$displayhz	$displayoz$monitorz	$monitorbz	$monitorhz	$monitoroz$monitoroffz
$monitoronz$strobez$strobebz$strobehz$strobeoz$writez$writebz$writehz$writeoz$fclosez	$fdisplayz
$fdisplaybz
$fdisplayhz
$fdisplayoz$feofz$ferrorz$fflushz$fgetcz$fgetsz	$fmonitorz
$fmonitorbz
$fmonitorhz
$fmonitoroz$fopenz$freadz$fscanfz$fseekz$fstrobez	$fstrobebz	$fstrobehz	$fstrobeoz$ftellz$fwritez$fwritebz$fwritehz$fwriteoz$rewindz$sformatz	$sformatfz$sscanfz$swritez$swritebz$swritehz$swriteoz$ungetcz	$readmembz	$readmemhz
$writemembz
$writememhz$test$plusargsz$value$plusargsz$dumpallz	$dumpfilez
$dumpflushz
$dumplimitz$dumpoffz$dumponz
$dumpportsz
$dumpportsallz$dumpportsflushz$dumpportslimitz
$dumpportsoffz$dumpportsonz	$dumpvarsr�rrrrrrrrrz//.*?$r	r
rrr
N)&rrrrrrrrrrrr
rrr*rr r!r"rr#rr$r&r(r'r%rr�Wordr
r)�Declaration�Classr,r+r-r.rrrrr�s7����D���%�G���!�I�'�(�I�)�C�}
�
��*�g�o�o�!F��P�}
�
$�h�z�7�;L�;L�j�&Y�Z�}
�$�X�j�'�:K�:K�Z�%X�Zb�c�}
�
�Z� �}
��(�6�=�=�*�=�>�
}
�.�w�~�~�>�}
�/��0A�0A�B�}
���$�}
��V�X�&�}
�E�f�k�k�R�}
�6�v�|�|�D�}
�.�v�|�|�<�}
� E�
�Z�Z�
�!}
�$G�
�Z�Z�
�%}
�(G�
�^�^�
�)}
�,S�
�Z�Z�
�-}
�2�F�#�3}
�4�f�n�n�-�5}
�8"�8�,�9}
�:�%�e�
4�h�m�m�D�;}
�>��,�?}
�@�t�}�}�-�A}
�D�(�R�S)�T�U*
�E}
�\+�
�g�)�)�:�t�z�z�
B�
D�]}
�`-�
�g�)�)�:�t�z�z�
B�
D�a}
�d=�
�g�)�)�:�{�J�PT�PZ�PZ�
[�
]�e}
�j�@��	��\�\�

�k}
�B�N��
��_�_�
�C}
�T�M�Z �[M!�\�\�\�]N
�U}
�t#�D�J�J�/�u}
�v ��&�w}
�x���y}
�~�6�6�"�
?����O�
�6�"�
�(�6�=�=�*�=�>�
�F�O�
�����)�
 �'�"3�"3�4�
�����/�
�7�?�?�#�
�7�?�?�+�
�J��'�

��4�>�>�6�2�
�]Q�Frrc��eZdZdZdZdgZddgZdgZejejzZdefde
eje�fdej"fd	ej$fd
efdej*fdefd
efde
eeej0�fde
eee�fde
eeej0e�fde
eeej0�fde
ej0ej0�fedd��ej0fde
eeej4�fde
eeej4eeeej4ee�	fde
ej4eee�fde
ee�e�dfed�ed�ed�defged�dej4fdefded fged!d��ej<fged"d��efgd#ej@fd$ej@fd%ejBfd&ejDfd'ejFfd(ejHfgd)�Z%y*)+rz:
    For VHDL source code.

    .. versionadded:: 1.5
    �vhdlz*.vhdlz*.vhdztext/x-vhdlrrz--.*?$z'(U|X|0|1|Z|W|L|H|-)'r$z
'[a-z_]\w*r%z"[^\n\\"]*"z(library)(\s+)([a-z_]\w*)z(use)(\s+)(entity)z(use)(\s+)([a-z_][\w.]*\.)(all)z(use)(\s+)([a-z_][\w.]*)z(std|ieee)(\.[a-z_]\w*))�std�ieee�workr�r�z"(entity|component)(\s+)([a-z_]\w*)zN(architecture|configuration)(\s+)([a-z_]\w*)(\s+)(of)(\s+)([a-z_]\w*)(\s+)(is)z ([a-z_]\w*)(:)(\s+)(process|for)z
(end)(\s+)�endblock�types�keywords�numbersz	[a-z_]\w*�;r)�booleanr��	character�severity_levelr]r��delay_length�natural�positiver �
bit_vector�file_open_kind�file_open_status�
std_ulogic�std_ulogic_vector�	std_logic�std_logic_vectorr�r�)_�abs�access�afterr5�allr.�architecture�arrayr6�	attributer1�block�body�buffer�busr6�	component�
configuration�constant�
disconnect�downtorBr�rC�entity�exit�filerPrTrU�generic�group�guardedrY�impure�in�inertialr[�is�labelrf�linkage�literal�loop�map�modrdrk�nextrgrhrn�of�on�openrk�others�outro�port�	postponed�	procedure�processru�range�record�register�reject�remrz�rol�ror�select�severity�signal�shared�sla�sll�sra�srl�subtype�then�to�	transportr��unitsr�r��variabler��whenr�r�r�r�z\d{1,2}#[0-9a-f_]+#?z\d+z(\d+\.\d*|\.\d+|\d+)E[+-]?\d+z
X"[0-9a-f_]+"z
O"[0-7_]+"z	B"[01_]+")rr�r�r�r�N)&rrrrrrrr�re�	MULTILINE�
IGNORECASE�flagsrrrr r
r!r#rr
�	Attributerrr*rr�rrrr,rr'r$r%r(r&r.rrrrrus����
�D��h�G��7�#�I���I��L�L�2�=�=�(�E��Z� �
�(�6�=�=�*�=�>�
����'�
%�v�{�{�3�
!�8�,�
�D�N�N�+�
�{�+�
�V�$�
)�
�g�z�4�>�>�
:�
<�
"�H�W�j�'�$J�K�
/�
�g�z�4�>�>�7�
C�
E�
(�
�g�z�4�>�>�
:�
<�
'�
�d�n�n�d�n�n�
5�
7�
�*�5�
9�
�^�^�
�
2�
�g�z�4�:�:�
6�
8�.�
�g�z�4�:�:�z�7�J��j�j�*�g�7�
8�1�
�d�j�j�(�J��
@�
B�
�H�U�4�[�*�=�z�J��G���J���I��
�4� �G$
�L
�J��
�4�:�:�&�
�Z� �
�;��'�	
��G�PU�	V�
�\�\�
�
��0� 9>�!?�"�#
�
�*%�f�n�n�5�
�V�^�^�$�
-�v�|�|�<�
�v�z�z�*�
�F�J�J�'�
�6�:�:�&�

�QP�Frr)rr��pygments.lexerrrrrrr�pygments.tokenr	r
rrr
rrrr�__all__rrrrrr�<module>rsW���
�L�L�$�$�$�>��{�:�{�|`��`�F\�
�\r